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The design process of a very large scale integrated (VLSI) circuit is time con-
suming, with design verification and timing analysis being two of the most tedious
stages. The development of a computer-aided design (CAD) tool that verifies circuit
design and timing will reduce the design time. The primary contribution of this thesis
is to provide an initial tool that will assist VLSI designers with the verification of a
circuit's design. This tool is the first of several modular programs which will give the
designer the capability to quickly and accurately verify a VLSI circuit's design and
timing.
The primary goal of this thesis is to develop an algorithm that will recognize
different elements within the simulation file of a Complementary Metal Oxide Silicon
(CMOS) circuit. Several simulation files were obtained using Magic which is a layout
editing system developed at the University of California, Berkeley. These simulation
files were analyzed and a C program was written that would accomplish circuit recog-
nition. Results demonstrate that recognition of not only transistors, inverters, and
passgates is possible, but also complex elements. A section is provided that describes
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This thesis is the result of a larger effort to develop a fast very large scale
integrated (VLSI) circuit design and timing verifier. The design of VLSI circuits
is a time consuming process that includes four stages: logic design, layout design,
circuit simulation, and circuit timing [lj[2]. Development of a quick layout design
and timing verifier could reduce the design time.
During the design process of a VLSI circuit, designers translate their design
from a circuit specification into the circuit's schematic diagram. Then, a geometric
layout is developed that is used to generate the masks that are used in the circuit's
fabrication. This translation process is the bridge between the stages of logic design
and layout design. It can become extremely time consuming because of mistakes
which would lead to several iterations within the translation process. Identifying
all mistakes prior to the mask generation is critical to the designers. Thus, making
a timely design verification before submitting the mask layout for processing is an
important and necessary step within this translation process.
While design verification is important, so also is the circuit's performance ver-
ification. A designer may produce a functionally correct geometric layout for mask
generation. Unfortunately, if the layout does not meet circuit timing specifications,
then the layout is not useful. An accurate timing verifier will validate all the paths
within a circuit to ensure that the delays are within the proper limits of tolerance.
Most design verification of VLSI circuits is accomplished through switch-level
simulation, because device level simulation (such as SPICE [3]) is too time consum-
ing. If the circuit is incorrectly designed, the results from the switch-level simulator
may not provide enough information to identify the fault. When this occurs, design
verification is accomplished through visual means after enlarging the layout so that
visual verification is possible. Again this process is time consuming.
Most timing verifiers treat a circuit as a graph of the circuit nodes. These
verifiers enumerate all paths from the input to the output and compute the timing
delays for each. This technique tends to consume a great deal of computer time.
Without a timely and accurate circuit design and timing verifier, costs can soar
because of inefficient verification techniques as well as the fabrication of improper
circuits. There have been several studies made in an attempt to reduce the time
required to perform certain stages of the VLSI design process. Most of these studies
have concentrated on only one stage of the design process. Some studies have
concentrated only on layout design [4] [5]. Still others have concentrated solely on
circuit timing [6] [7] [8].
A VLSI circuit design and timing verifier uses an algorithm that reduces the
time of the entire design process of integrated circuits. Regularity within a VLSI
design helps in the identification of individual components within a given circuit. By
categorizing these components into like elements and then comparing these elements
with the proper amount and type of elements required for the actual design, a quick
verification can be performed. For example, if the designer knows that his design
contains 100,012 transistors, and 9,821 inverters, the algorithm can confirm these
amounts, and then a quick verification has been performed. Furthermore, by using
components of like elements in timing analysis rather than using single circuit nodes,
the time required for performance verification can also be significantly reduced. This
reduction is achieved because the total number of elements (components versus
single nodes) along a given path is smaller. Thus, the time required to compute
timing delays along that path will decrease.
The research performed within this thesis concentrates on the portion of the
algorithm that will be used to verify the layout design. This is accomplished by
verifying what is actually placed on the VLSI layout. The verification is achieved
by analyzing simulation files. These files are discussed in Chapter II.
B. SCOPE OF THE THESIS INVESTIGATION
The primary goal of this thesis is to develop an algorithm that will recognize
different elements within a Complementary Metal Oxide Silicon (CMOS) circuit.
The algorithm uses a simulation file as input. It performs a search of the simulation
file identifying all passgates and inverters. The algorithm also connects the remain-
ing transistors within the circuit as well as reforming these transistors to produce
the correct CMOS circuit.
This goal was met by first developing an algorithm to recognize a passgate and
an inverter from a simulation file. The algorithm was then expanded to incorporate
the connection of the remaining transistors within the circuit. Finally, the algorithm
was modified to connect the individual circuits.
C. THESIS OUTLINE
Chapter II provides an introduction to Magic and its application features. A
discussion of its hierarchical extractor and the method of producing simulation files
is addressed.
The examination of simulation files of known CMOS circuits is presented in
Chapter III. The development of a manual recognition algorithm is discussed, as
well as the implementation and testing of a successful automatic recognition algo-
rithm for transistors, passgates, and inverters.
Chapter IV discusses the levels of the recognition process. The development
of the two algorithms which connect the remaining transistors within the circuit
and reform these connected components to produce the correct CMOS circuit is
presented.
Chapter V summarizes the key results of this thesis. This chapter includes a
discussion on possible uses within the circuit design arena.
II. INTRODUCTION TO THE SIMULATION
FILE.
The simulation file is used as input data for a computer program that is
being designed to recognize features within a Complementary Metal Oxide Silicon
(CMOS) layout. Since the simulation file is the basic building block for this research,
it is important to discuss how this file is obtained. Magic will be discussed first,
because the simulation file is created using Magic's tools.
A. MAGIC
Magic is a computer-aided design tool developed to aid the CMOS designer
with integrated circuit layout requirements. It was developed in 1983 by the faculty
and students at the University of California, Berkeley (UCB). Magic was primarily
designed as an interactive color layout editing system for large-scale, custom design
of MOS integrated circuits. Inherent within Magic are interactive packages that
provide for easy modification, accurate designs, and convenient circuit extraction.
The Magic system has several key features, some of which are listed below:
1. Magic is a layout editor, thus it contains several user interactive layout editing
operations.
2. Magic uses rectangular block or Manhattan style layouts.
3. It contains a background based incremental design rule checker which imme-
diately identifies any layout design rule violations to the user. This checker
has the capability to check both new and redesigned areas within the layout.
4. A hierarchical circuit extractor is used to convert the graphical layout into
a file which contains information about the layout's environment, geometry,
and connectivity. This file is used by the user to obtain simulation files.
The interested reader can find in-depth information about Magic within four articles
describing the system [9][l0][ll][l2].
B. SIMULATION FILES
The Magic extractor takes the layout information provided by the user and
places it into a file that describes the circuit. This extracted file is given the filename
extension "ext" and will be hereafter known as a .ext file. The .ext file contains
information on the circuit's connectivity, transistor dimensions, as well as internodal
capacitance and resistance. Basically, the circuit extractor defines the transistor
nodes within a layout. This provides the capability for the layout to be functionally
tested through simulation.
In order to perform simulation, a suitable simulation file must be produced.
The program, "ext2sim", is a UCB tools program designed to flatten hierarchical
.ext files. Flattening a file is a procedure which takes the geometry for a given area
within the circuit and places it into a single set of tile planes. This procedure allows
for the proper assignment of capacitances to overlapping cells [ll] [13]. Flattening
a file places layout information for each transistor within a single record without
explicitly providing hierarchical information. After flattening the file, "ext2sim"
produces a simulation file that is suitable for use as input to simulators such as
ESIM, or Crystal [13]. These simulators use the nodal information provided by
the extractor and the "ext2sim" program to perform diagnostic tests for the user.
Because it allows for the easy performance of simulations, the simulation file is an
extremely valuable product of the Magic system.
The simulation file is given the filename extension "sim" by the "ext2sim"
program. Within the remainder of this document, the simulation file will be denoted
as a .sim file. Sample .sim files are discussed and illustrated in Chapter III.
[Note: Labels within the Magic file must be carefully selected. The convention
of ending labels that are electrically connected throughout the circuit (such as Vdd
and GND) with a "!" (e.g., Vdd! or GND!) must be addressed. This ending will
only appear within the Magic file. Once the file has been extracted and converted
to a .sim file, the labels no longer contain the "!". Thus, it is extremely important
for the designer to ensure that labels which are not electrically connected do not
end with a "!". This will ensure that items with the same label which are not
electrically connected can be distinguished.]
III. EXAMINING .SIM FILES OF KNOWN
CMOS CIRCUITS.
There are several ways in which to represent a CMOS layout. A CMOS
circuit diagram, a Magic layout, or a .sim file can all represent the same circuit.
For example, the CMOS circuit illustrated in Figure 3.1 and the .sim file shown
in Figure 3.2 are representations of the same inverter circuit. Consider now the
manual recognition of a device (e.g., an inverter, passgate, etc.) within a given .sim
file.
A. MANUAL RECOGNITION
To begin the task of recognizing all the elements within a CMOS layout,
three layouts produced within Magic were considered: an inverter, a passgate, and
a pseudo two-phase latch. The pseudo two-phase latch consists of two passgates
and two inverters in series. While in Magic, these files were extracted using its
hierarchical extractor. The extracted file was then converted to a UCB formatted
.sim file using the "ext2sim" procedure. As mentioned in Chapter II, the .sim files
produced are flat representations of each layout in a format that can be used during
simulation.
The listings of these .sim files were studied to determine if the correct CMOS
circuits could be manually reconstructed. One example listing is the inverter illus-
trated in Figure 3.2. This listing will be used as an initial reference point. The .sim
files begin with a header line. This line begins with "I". The header line describes





Figure 3.1: A CMOS inverter.
I
units: 1B0 tech: scmos
p D Vdd Q 2 4 78 8
n D GND Q 2 4 78 -10
R GND 839
C q GND 58
R Q 878
C D GND 13
R D 488
C Vdd GND 47
R Vdd 919
Figure 3.2: A .sim file for an inverter.
the header line also describes the format.] The header line is followed by the tran-
sistor lines. In Figure 3.2, the transistor lines are the second and third lines. These
lines begin with a p or an n. The transistor lines are followed by the parasitic
capacitance (if any is requested) and the parasitic resistance lines for each node.
The capacitance lines always begin with a C, while the resistance lines begin with
an R. The lines of primary concern within this thesis are those lines that describe
the transistors.
p PHn D Q 2 4 78 8
n 3_337_14 3_270_404 3_2518_121 2 4 78 -10
Figure 3.3: Transistor lines in a .sim file.
Each transistor within a .sim file is described on a single line containing six or
eight fields as illustrated in Figure 3.3. Each field is separated by a space. The first
field is the transistor type. This field identifies the two different types of transistors,
p-type and n-type. The .sim file distinguishes between the transistor types by using
p to represent a p-type transistor and an n for the n-type transistor. The second
field is the node representing the gate. The node has either a user defined labeled
(e.g., PHn) or a Magic generated label (e.g., 3_337_14). In Figure 3.3, the p-type
transistor contains all user defined labels, while the n-type transistor has Magic
generated labels. The third and fourth fields are the transistor's source and drain
respectively. Like the gate, the source and drain are either user labeled or Magic
labeled. The fifth and sixth fields are the scaled length and width of the transistor.
The final two fields (the seventh and eighth) are optional. If they are present, they
describe the X and Y locations of a point inside the transistor.
The .sim file of the single inverter can be seen in Figure 3.2. Besides the header,
the capacitance, and the resistance lines, the .sim file for an inverter contains two
transistors. These transistors must be of different type (e.g., one transistor field is
p and the other is n). The drain of the p-type must have the same label as the
drain of the n-type. As seen in Figure 3.2, the drain of each transistor is labeled
with a Q. The gates of the p-type and n-type must also have the same label (in this
case D). The two sources must be labeled Vdd and GND.
The recognition of the CMOS inverter shown in Figure 3.1 can thus be ac-
complished by examining its .sim file (Figure 3.2). This recognition can be quickly
10
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units: 150 tech: scmos
p PHn D Q 3 4 98 30







Figure 3.4: A .sim file for a passgate.
shown through the manual reconstruction of the inverter by examining its .sim file.
This reconstruction requires four steps:
1. Obtain a p-type and an n-type transistor.
2. If the drain or source of the p-type is the same as the drain or source of the
n-type, then connect them.
3. If the gate of the p-type equals the gate of the n-type, then connect them.
4. If the nonmatching source or drain of one transistor (normally the p-type) is
Vdd and the nonmatching source or drain of the other transistor (normally
the n-type) is GND and steps 1-3 are true, then these two transistors make
up one inverter.
The examination of the passgate's .sim file (illustrated in Figure 3.4) shows
that its recognition follows a pattern similar to the inverter. The passgate also
contains two transistors of differing types (e.g., p and n). As with the inverter, the
drains must be labeled the same ( in this case Q). The passgate, however, requires
the two sources to be identical and the gates to be different but not Vdd or GND.
The reconstruction of the CMOS passgate (Figure 3.5) performed by examin-
ing its .sim file (Figure 3.4) also requires four steps:
1. Obtain a p-type and an n-type transistor.
2. If the drain or source of the p-type is the same as the drain or source of the






Figure 3.5: A CMOS passgate.
3. If the remaining drain(s) or source(s) of the p-type and n-type are equal, then
connect them.
4. If neither gate is Vdd or GND and steps 1-3 are true, then these two transistors
constitute a passgate.
Since it has been shown that it is possible to manually reconstruct one inverter
and one passgate from their .sim listing, the next step is the implementation of an
algorithm to automatically recognize these elements.
B. THE ALGORITHM
The reconstruction algorithm developed in this thesis project accomplishes
three tasks. First, it accepts a .sim file as input. Next, it builds a linked list for the
transistors. Finally, it searches the transistor list to obtain the proper matches for
inverters and passgates.
The first step is to create dummy head and tail pointers for the linked lists.
These pointers allow the quick recognition of the beginning and end of the linked
lists. Separate linked lists are made for the transistors, the inverters and the pass-
gates, because the basic algorithm is to be expanded later.
12
I units: 150 tech: scmos
Figure 3.6: A header line for a .sim file.
Next, the input file is read. This is accomplished one character at a time. A
blank space or a new line separates each item of data. The header line (illustrated
in Figure 3.6) must be checked first. The first item in the line must be a "I". If
it is missing, then the input file is not a proper .sim file. The second item is the
word "units:" which is followed by the scale factor (lambda). All units (e.g., the
transistors width, etc.) are multiplied by lambda. The fourth item in the header
line is the word "tech:" for technology. It is followed by the technology used within
the .sim file. In some .sim files the header line also contains the format. This is not
the case with the .sim file created with the 1986 version of the "ext2sim" program.
If any of the header line data items are missing, the input file is not a proper .sim
file, so the user need not continue.
If the header line is correct, the first transistor's information can be obtained
from the next line. This line, like the header line, is read one character at a time.
A blank space separates each data item (the transistor's fields). The first character
in the line must be p or n. If the first character is a p or an n, a record (a data
structure used to hold the transistor data) is created and placed at the end of the
transistor's linked list. If the character is not a p or an n, then there are no more
transistors within the .sim file.
Once the transistor's record has been created, the data line is read until the
end of line marker. Each field is placed into its appropriate position within the
record. When the end of line marker is reached, there is no more data for that
transistor. The end of line marker constituting no more data is important because
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the transistor's X and Y location fields are optional within UCB format. The
reading of the input file character by character, line by line continues until the first
character is not an n or p. A line not beginning with an n or p signals the end of the
transistor listings in the .sim file. This completes the transistors' linked list. The
total number of transistors in the file is recorded for historical purposes, so that the
circuit designer can easily verify the total transistor count of the circuit.
The inverter list is built following the procedure outlined in the manual recog-
nition section (Chapter III, Section A). This list is constructed by comparing the
transistors, two at a time, to see if they make an inverter. The inverter algorithm
follows:
As previously discussed, an inverter requires a p-type and an n-type transistor.
Select the p-type and n-type transistors, compare their gates to see if they are the
same. If they are the same, test for all the possible combinations for the other
inverter connections. These combinations are:
1. The p-type source equals n-type source.
2. The p-type drain equals n-type source.
3. The p-type drain equals n-type drain.
4. The p-type source equals n-type drain.
If one of these combinations is found, test the nonmatching source (or drain)
from both the p-type and n-type to determine if one is Vdd and the other is GND.
If all these conditions are satisfied, then an inverter has been found. If one of these
conditions are not satisfied, then these two transistors are not combined to make
an inverter.
Once a inverter has been found, a record is established to hold both the
inverters' transistors data. The record containing the data is placed at the end of
the inverters' linked list. Comparing transistors continues until all the transistors
have been compared. When the comparing is complete, so is the list of inverters in
the circuit. [Note: this part of the algorithm was modified slightly to increase the
speed of the comparison and will be discussed within the next section (Chapter III,
Section C).]
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Upon completing the inverter list, the passgate list is built following similar
procedures. Two transistors are compared to determine if one is p-type and the
other n-type, and that the gates are not Vdd or GND. Next, test for the two possible
combinations for the other passgate connections. The possible combinations are:
1. The p-type source equals the n-type source and the p-type drain equals the
n-type drain.
2. The p-type source equals the n-type drain and the p-type drain equals the
n-type source.
If these connection requirements are met, then a passgate has been found. A
record is established, filled with the transistors' data, and added at the end of the
passgates linked list. The comparisons among the transistors continue until all have
been compared.
The algorithm is essentially complete. Some administrative procedures can be
added, such as recording the number of inverters and passgates or printing the lists
of the transistors, passgates, and inverters as well as the header line information.
C. IMPLEMENTATION OF THE ALGORITHM
A program (see Appendix A) was written to implement the algorithm. The
C programming language was used. Initially, the program was written so that the
transistors were placed into a single transistor list. As the inverters and passgates
were built, their transistors were not deleted from the list. This single list with no
deletions was extremely time consuming when examining large circuits.
The C program was modified to improve this unacceptable search time. One
modification was to delete the transistors after they had been used. This deletion
is permissible because a transistor can only be used within a single component in
the circuit. Since transistors are used to build passgates and inverters, inverters
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and transistors are used to build NOR gates etc., transistor deletion will not effect
future recognition algorithms because their information is still maintained within
the record of the inverter or passgate. The deletion helped decrease the search time
by reducing the number of comparisons.
Another modification placed each transistor into a list based on its type. Since
two different types of transistors are required to build each device, placing the
transistors into type lists prevents the comparison of a p-type transistor with a
p-type transistor.
Still another modification to the algorithm was the combining of the inverter
and passgate routines into one function. This new function searched the transistor
lists for inverters and passgates at the same time. This same time search allowed
the comparison of the same two transistors to be performed in a single search
through the transistor lists rather than two searches. The modification eliminated
the duplicate search of the transistor lists which was performed in the initial search
scheme. This elimination decreased the search time.
Table 3.1 illustrates the time reductions achieved with each of these modifi-
cations. The table's information was obtained by using the VAX 11/785 system
"time" and running each program. The input file used was a sixteen bit ALU that
contains a total of 1632 transistors, 144 inverters, and 192 passgates. The user
time (the time the program spent in the system), the system time (the time spent
executing the command), and the elapse time (the total time required to executed
the command) provide the most important information.
In examining Table 3.1, the effectiveness of the deletion program comes into
question, because its time increases in two categories. The slight increases (97, in
user time and 8°/, in elapse time) are offset by the 29°/, decrease in system time. The
deletion program is also the catalyst for the overall reduction obtained with the
16
























INITIAL PROGRAM 70 .In 1.48 2:3 4 50% 21 +7S0k ll+ 44io 0pf-t-0w
DELETION PROGRAM 83. 3u 1.0s 2:47 50'* 23+S00k 13+ 23i<> 0pf+0w
TWO LINKED LISTS 60. Su 0.8s 1:43 40% 25+67G)t 13+ 24io Opf+Ow
SAME TIME SEARCH 43.7u 0.06 1:35 4C% 25+578k 12+ 23io Opf+Ow






















INITIAL PROGRAM 32.Ou 0.6« 0:33 08% l + 01k 26+ 64i.. 4pf+0w
DELETION PROGRAM 28. lu 0.6s 0:30 05% 2+ 85k 25+41io 5pf+0w
TWO LINKED LISTS 18. 5u 0.5e 0:24 77% 2+ 83k 24+ 43io 5pf+0w
SAME TIME SEARCH 14.3u 0.4f 0:15 06% 2+ 82k 2C+ 40io 5pf-f Ow
modifications between the initial program and the same time search. The overall
reduction in user time is 487,, system time is 437,, and elapse time is 43°/,.
To further demonstrate the significant reduction in the program's runtime,
the same programs with the common input file were run on an Integrated Solution
Optimum V (ISI) workstation. This workstation is equipped with a Color VME-
Graphics subsystem. The ISI has four megabytes of memory and approximately
one gigabyte of disk storage. It contains a high speed MC6881 Floating-Point Co-
processor. Its CPU is a 16.67 MHz MC68020. Table 3.2 illustrates the significant
timing reductions received with each modification. Once again the overall reduc-
tions are large (567,, 337,, and 557, respectively). There was even a decrease in all
time between the initial program and the deletion program. This decrease can be
attributed to the lack of a system load on the ISI workstation.
Both Table 3.1 and Table 3.2 indicate that the initial program's runtime is
excessively high. They also demonstrate that the unacceptable search time was
improved significantly after the third modification was implemented. Because of
this improvement, the third modification (the same time search routine) will be
utilized in the next stages of research.
17
D. ALGORITHM ACCOMPLISHMENTS
Transistors are the initial (levelO) elements in the recognition process. They
are identified directly from the .sim file. The recognition of levelO components
(transistors) and the building of the transistor list allows for the comparison of
transistors to find and build a new level of circuit components. The passgates and
inverters are the initial elements of this new level of components. It is called levell.
The inverter and passgate algorithms lead to the next phase of research. It
has been shown that transistors, passgates, and inverters can be built from a .sim
file. The next phase will focus on the joining of the remaining transistors into other
levell components and the identification of higher level components.
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IV. DEVELOPING CONNECTIVITY TO
MORE TRANSISTORS.
A. LEVEL1 MANUAL RECOGNITION
Two level 1 components have already been identified, the inverter and the
passgate. The remaining levell elements were divided into two categories:
1. Groups of transistors with at least one connection to Vdd and the remaining
transistors in the group providing a path to GND. This category provides
numerous connection possibilities, because the connections can be made both
serially and in parallel. Two sample groupings are illustrated in Figure 4.1.
2. Groups of transistors which have no immediate connection to Vdd. This cate-
gory is found after all of the other levell devices have been identified. Like the
previous category, it also has numerous connection possibilities. Most note-
worthy are the connections which form multiplexers, encoders, and decoders.
Figure 4.2 illustrates a sample category 2 device.
These final two levell categories use the transistors within the .sim file that were
not identified as part of an inverter or passgate. Therefore, the remaining .sim
transistors are examined to recognize these two categories.
The manual recognition of the levell element that has a connectivity to Vdd
will be addressed first. The process of reconstructing this levell element requires
four steps. First, a transistor connected to Vdd is selected from the remaining
.sim transistors. Next, all the transistors that are connected to the source or drain
of the initially selected transistor are found. This connection cannot be through
Vdd because Vdd is normally common throughout a CMOS circuit. Connecting all
elements that are connected to Vdd would defeat the purpose of this levell recogni-
tion, because every group with a connection to Vdd would be placed within a single
device. Figure 4.3(a) is a proper levell connection, while (b) is not. (Figure 4.3(b)
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Figure 4.3: Connectivity with Vdd
contains two levell connections). The identification of all the transistors that can
be connected to the newly found transistors is continued until all are found. After
finding all of the connecting transistors, determine whether or not any of these
newly found transistors are connected to GND. If one is connected to GND, then
the process of reconstructing this element is complete. If none of these transistors
are connected to GND (see Figure 4.4), then there is a possible error in this .sim file
because a connection to Vdd exists with no path to GND. This process is repeated
until there are no transistors remaining with connectivity to Vdd within the .sim
file. When no transistors connected to Vdd remain, the manual reconstruction of
all the first category of levell elements is complete.
In order to manually recognize the second category of levell elements, all the
first category elements must have already been identified. This is due to the second
category reconstruction process requirement of every transistor remaining within
the .sim file being connected to every other transistor within the .sim file whose
source or drain matches. This connectivity provides for the proper recognition
of devices such as the encoder in Figure 4.2. Thus the manual reconstruction
21
Vdd
Figure 4.4: No Connectivity with GND
of the second category of levell elements is a repetitious process which contains
one or more steps. The first step is to select a transistor in the .sim file. Then
determine whether any other transistor will connect to the selected transistor's
source or drain. If a connecting transistor is found, the process is repeated to see if
any other transistors can be connected to any of the newly found transistors. This
connecting continues until no more transistors can be found whose drain or source
match the drain or source of any of the second category components. If none are
found, the process of recognizing this second category element is complete.
It should be noted that the second category elements may contain just one
transistor. This will occur if no other transistors that remain in the .sim file can
be connected to the initially selected transistor's source or drain. This is important
because a single transistor will provide a quick flag to the designer, if a stray tran-
sistor was not purposely designed within the circuit. Furthermore, allowing a single
transistor to reside within a levell device eliminates the need for levelO searches
within higher level recognition algorithms.
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B. LEVEL2 MANUAL RECOGNITION
Once all the levell devices have been identified, level2 recognition can begin.
The level2 components are identified by connecting levell components together.
With this in mind, the manual recognition of a level2 device is relatively straight-
forward.
A levell device is selected as the first component of a level2 device. This
selection is random; choosing a different levell device as the first component will
not effect the construction of the level2 device. All the remaining levell devices
are examined to determine whether or not any can be connected to the first level2
component. If one or more levell devices can be connected, the remaining levell
devices are examined to see if any can be connected to these newly found level2
components. These examinations continue until no more levell devices can be
connected to any of the level2 components. At this point, a level2 device has been
identified. The level2 manual recognition process is repeated until no levell devices
remain. No remaining levell devices signifies that all the level2 devices have been
found.
Ideally a .sim file will contain a single level2 device. This level2 device will
represent the original CMOS layout. If the layout was a properly constructed
circuit, only one level2 device will appear. However, if the CMOS layout contains
representations of two or more distinct circuits then two or more level2 devices will
be identified.
C. LEVEL1 ALGORITHM
The third modification to the algorithm developed in the initial research phase
(see Chapter III, Section C) placed the transistors into two separate lists. That
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version of the recognition algorithm was built upon in order to provide further levell
recognition.
As mentioned in the levell manual recognition section (Chapter IV, Section
A), levell recognition was divided into two categories. The first category contains
those levell devices that are connected to Vdd. The second category are the re-
maining levell devices (those that are not connected to Vdd).
Identifying all the levell devices that are connected to Vdd requires the fol-
lowing eight step algorithm:
1. Search the p-type transistor list for a transistor whose gate, source, or drain
is Vdd. If one is found, remove it from the linked list. This will prevent this
transistor from being selected again.
2. Search the p-type transistor list for any transistors whose source or drain are
connected to the source or drain of the transistor found in step 1. If a p-type
transistor is found, then remove it from the list.
3. Search the n-type transistor list to find all the transistors whose drain or
source are connected to the drain or source of the p-type transistors found in
steps 1 and 2. Remove all these matching transistors from the n-type list.
4. Search the p-type transistor list to find all the transistors whose drain or
source are connected to the drain or source of the n-type transistors found in
step 3. Remove all these matching transistors from the p-type list.
5. Search the n-type transistor list to find all the transistors whose drain or
source are connected to the drain or source of the p-type transistors found in
step 4. Remove all these matching transistors from the n-type list.
6. Repeat steps 4 and 5 until no connecting transistors remain in the p-type or
n-type transistor lists.
7. Check all the n-type transistors found in step 3 to determine whether or not
any has a gate, source, or drain which is GND. If no n-type transistor is
connected to GND, then an error may have occurred, because there is no
path from Vdd to GND.
8. All the transistors that were identified in steps 1-7 constitute a levell device
and are placed into an array for that particular device. Once the array is
built, the device counter (which identifies the array) is incremented.
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The eight steps above are repeated until there are no more p-type transistors which
are connected to Vdd within the p-type transistor list. When no more p-type
transistors that have Vdd as the gate, source, or drain remain on the list, this
category of levell devices is complete.
As mentioned in step 7, there is a possibility that no transistor that is con-
nected to GND can be found to connect to this levell device. This could happen,
for instance, if the designer wants particular transistors to be constantly high. The
implications of this situation will be discussed more in depth within the implemen-
tation section (Chapter VI, Section E).
The second category of the levell algorithm requires all the remaining tran-
sistors which can be connected to be placed into a levell device. Identifying these
levell elements is accomplished using the following six step algorithm:
1. Combine the p-type and n-type transistor lists into a single list. [Note: this
combining makes the mechanics of the recursive algorithm easier to imple-
ment, especially since the type of transistor is no longer a concern as it was
with the passgate and inverter.]
2. Select the first transistor on the newly combined list. Place it on top of a
stack and remove it from the list.
3. Compare the drain and the source of all the transistors on the list with the
drain and source of the transistor on the top of the stack. Once a match is
found, place the matching transistor on the top of the stack and remove it
from the list.
4. Continue step 3 until no transistor can be found with a matching source or
drain. Remember, always compare the list transistors to the transistor on the
top of the stack. Once no matching transistors are found, place the transistor
on the top of the stack into the device array and decrement the stack.
5. Continue steps 3 and 4 until there are no transistors remaining on the stack.
The resulting device array of transistors constitutes a complete levell device.
6. Increment the device number and repeat step 2-6 until no transistors remain
on the newly combined list.
When no transistors remain on the combined transistor list, all the levell devices
have been found. Thus the entire levell algorithm is concluded.
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D. LEVEL2 ALGORITHM
The level2 algorithm requires the comparison of all the levell devices. The
algorithm requires the following three steps:
1. Select one levell device and designate it as a level2 device.
2. Select another levell device. Compare the gate, source, and drain of every
transistor within the levell device with the gate, source, and drain of every
transistor within the level2 device. If a match occurs, then add this levell
device to the level2 device. If no match occurs, then continue.
3. Repeat step 2 until no more levell devices can be found whose transistors can
connect to the leve!2 device.
When no more levell devices remain, the level2 algorithm is finished.
E. IMPLEMENTATION OF HIGHER LEVEL ALGORITHMS
The higher level algorithms (levell and level2) were written as procedures and
were added to the C program previously addressed in Chapter III. These algo-
rithms which were discussed in the previous two sections have been implemented.
During their implementation, slight modifications to existing data structures and
algorithms were necessary. These modifications are described herein.
Developing a standardized data structure for levell devices would require prior
knowledge of each circuit being examined by this recognition program. Since this
prior knowledge is not always possible and more importantly because the program
is responsible for recognizing what is in the circuit, a standardized data structure
is not possible. To allow for flexibility and enable the program to perform future
searches, a two-dimensional array was used to house levell device elements (e.g.,
levell [numdevice][numtrans]). The first field in the array (numdevice) contains
the device number, while the second field (numtrans) contains pointers to each
transistor that makes up the device. Using arrays could cause the program to be
redimensioned prior to execution because the array size must be declared within
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the program. The redimensioning would be necessary especially if memory space is
limited and a large circuit is being analyzed. However, redimensioning is far easier
than revising a standardized levell data structure each time the tested circuit is
changed.
Initially, the levell algorithm requires Vdd to have a path to GND. This re-
quirement may not always be the case within a circuit. The designer may have
transistors which are constantly high or low for generating constants. To accom-
modate a Vdd with no path to GND, an interactive error routine was established.
The routine now asks the user if he or she wishes to reexamine the .sim file because
the circuit was designed with no path to GND. If the user answers no, the program
would allow this device to be entered as a levell device and would continue execu-
tion. If the user answer was yes, then an error message would appear followed by
the termination of the program.
The algorithm for the second category of levell elements (those not connected
to Vdd) was implemented using a recursive procedure. After linking the two tran-
sistor lists together, this procedure recursively calls itself until all of the possible
transistor connections for that particular levell device have been found. This im-
plementation of the recursive algorithm provides the proper identification, while
requiring less written code than a nonrecursive algorithm.
The level2 device structure presented a dilemma. The standardized data struc-
ture of the inverter and passgate either had to be changed or a different data struc-
ture used. Rather than changing the data structure, three two-dimensional arrays as
well as one three-dimensional array were studied as possible level2 data structures.
There are advantages for selecting either structure. The three-dimensional array
would require approximately the same memory space as the three two-dimensional
arrays, because the same information would have to be stored no matter which
27
data structure was selected. The three-dimensional array would be less cumber-
some in keeping track of the data since three separate arrays would not have to be
accessed. Unfortunately, the three-dimensional array structure is extremely difficult
to implement in the C programming language because of the three differing data
types (transistors, passgates, and inverters). Thus three two-dimensional arrays
were used to house the level2 elements. One containing each of the level 1 transistor
devices, inverter devices, and passgate devices. This structure provides for the easy
addition of other devices. As with the levell transistor device, the first field of the
array contains the level2 device number, while the second field points to one of the
levell elements.
Step 2 of the three step level2 algorithm was implemented by repeating the
following nine comparisons until no more matches were found.
1. Compare levell transistor devices with level2 transistor arrays.
2. Compare levell passgate devices with level2 transistor arrays.
3. Compare levell inverter devices with level2 transistor arrays.
4. Compare levell transistor devices with level2 inverter arrays.
5. Compare levell passgate devices with level2 inverter arrays.
6. Compare levell inverter devices with level2 inverter arrays.
7. Compare levell transistor devices with level2 passgate arrays.
8. Compare levell passgate devices with level2 passgate arrays.
9. Compare levell inverter devices with level2 passgate arrays.
The implementation of the above modifications provided the recognition pro-
gram with more flexibility and versatility. They also allow the easy addition of new
devices to be performed. Furthermore, the modifications require less knowledge by
the user to utilize the program, while providing accurate results.
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F. HIGHER LEVEL ALGORITHM ACCOMPLISHMENTS
Using a .sim file of a properly constructed circuit, the recognition algorithm
will identify only one level2 device. The algorithm's transistor, passgate, and in-
verter count will be identical to those found in the levell devices. If a .sim file has
been constructed with two distinct circuits, then the level2 algorithm will produce
two level2 devices. Since a normal .sim file contains only one circuit, identifying .sim
files with more than one circuit is a very beneficial feature of the level2 algorithm.
The recognition algorithm was used to identify minor changes within the six-
teen bit ALU describe in Chapter III, Section C. The ALU was modified slightly by
first removing a transistor from four bit slices. The modified ALU was tested by the
recognition algorithm. By comparing the results of the correct version's output to
the results of the modified version's output, the identities of the removed transistors
were found.
The ALU was again modified by removing a transistor which provided a path
from Vdd to GND. The missing path to GND was quickly identified by the algo-
rithm. Then by again comparing the modified version's output with the correct




A. THE RECOGNITION ALGORITHM
The recognition algorithm, provided within Appendix A, achieves the primary
goal of the thesis. That goal is to develop an algorithm to recognize different
elements within the CMOS circuit given only the .sim file for that circuit. The goal
was met by first developing an algorithm which would properly identify inverters
and passgates. The algorithm was improved by expanding it to recognize other
levell devices, and then recombining the circuit into a level2 device.
The algorithm's validation process reaffirmed the successful accomplishment
of the primary goal. Numerous sample .sim files were developed and successfully
analyzed by the recognition program. One such sample file was the sixteen bit ALU
which was utilized in the verification process a discussed in Chapter III, Section C
and Chapter IV, Section F. Other sample .sim files include the Corn88 chip [14],
modified bit slices of the sixteen bit ALU, a pseudo two-phase latch, as well as
specifically designed files to test the features of each algorithm.
B. FUTURE RESEARCH
As VLSI circuits become more complex, the ability to verify circuit design
and timing becomes increasingly important. As a result of this research, a better
understanding of the problems involved in the quick verification of VLSI circuits
has been achieved.
The recognition algorithm presented here is the first step in verifying the
actual VLSI chip design. It would be used to provide the initial mechanism which
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when built upon will give designers the capability to quickly and accurately verify
a VLSI circuit's design and timing. Here is how it may work.
The recognition algorithm would be used to locate, isolate, classify, and count
the levell devices. The data provided by the algorithm would be compared to the
original specifications. This comparison would allow the designers to verify the
design or identify faults. This is accomplished by verifying that the correct number
of levell devices (e.g., inverters) are contained within the diagram. Furthermore,
the location of each device within the circuit could also be verified by comparing
the actual location with the design specifications. The recognition algorithm is a
verification tool not a correction device. For example, if a designer inadvertently
places an additional transistor in an inverter, the algorithm will count these three
transistors and identify one inverter among the other components in the circuit. By
reviewing and correctly interpreting the recognition algorithm's output data, the
designer can identify his or her mistakes.
Upon completing the design verification, the data could be used to perform
timing analysis through a table lookup scheme. Since the devices have been clas-
sified, a table for device-level delays could be developed. Then by using this table
of device delay times along with connectivity requirements, circuit timing analysis
could be performed. This analysis could reduce the time required for the verifica-
tion process because device-level timing would be performed rather than node-level
timing.
Utilizing the algorithm as the initial stage of a much large VLSI design verifier
provides numerous research possibilities. Some noteworthy topics include the circuit
simulator, the timing analyzer, and user interface requirements.
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APPENDIX A: PROGRAM LISTINGS
A. GLOBAL VARIABLES
/*****************************************************************
** JOEL V. SWISHER Thesis #1 EC3820 **
** This program contains the common definitions used in all **




#inc lude <stdio . h>
typedef long Boolean;
/**************+**************************************************
** Macro definitions. **
**:*** ************************* ****************************** ******/
#define TRUE 1
#define FALSE ( ! TRUE)
#define MAXLEN 33
#define MALLOC(x) ((x *) malloc (sizeof (x)))
#define IsWhite(x) ((x== , \n') II (x==' ') II (x=='\t'))
#define UNITLEN 4
#define TECHLEN 5
#define IsDigit(x) ((060 <= x) kb (x<=071)) /*gives boundaries */
#define newline(x) ((x=='\n'))
/*******************************:*********:****:*********:************
** Devicenode contains a pointer to the transistor type; plus **
** pointers to the source .drain, and gate of the transistor; **
** It contains information on the transistor's width, length, **
** and location; and finally, a pointer to the next transistor **


















typedef struct devicenode trans; /* define trans as type struct devicenode */
/*****************************************************************
** Invertnode contains pointers to the common gate and drain; **
** as well as the iniormation on the n-type and p-type **
** transisitors which make up the inverter; and finally a link **























typedef struct invertnode inv; /* define inv as type struct invertnode */
/***********************************************^*****************
** Passgatenode contains pointers to the common source and **
** drain; as well as the information on the n-type and p-type **
** transisitors which make up the passgate ; and finally a link **
** to the next passgate in the list. Note: the to sources are **
** needed to determine which nodes (source/source or **
** source/drain) are connected. **






















typedef struct passnode pass; /* define pass as type struct passnode */
/sit****************************************************************







typedef struct header head_type
;
head_type *header_newp ; /* header_new is of type struct header */
head_type *header_newn; /* header_new is of type struct header */






typedef struct headinv head_inv;
head_inv *head_invert
; /* head_invert is of type struct head_inv */
/*****************************************************************






typedef struct headpass head_pass;
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head_pass *head_passgate ; /* head_passgate is of type struct head_pass
*/
/*****************************************************************
** External Functions **
extern f illerO ;
extern trans *NewNode();



















** Global Variables **
/* fo is a pointer to the output file */
/* fp is a pointer to FILE */











char scale [UN ITLEN] /* scale is the char field in the .sim file which




char technology [TECHLEN] ; /* The technology used in the VLSI circuit */
char buffer [MAXLEN+1] ; /* data holding place */
char buf [MAXLEN+1]
;
/* data holding place */
int Check;
int scalef actor; /* A decimal conversion of the scale */
int len; /* length used in fillerC) */







** Thesis rec.h items for levell and level2. **
#define NUMDEVICE 495
#define NUMTRANS 2690
head_type *header_new; /* header_new is of type struct header */
/*****************************************************************
** levell is a two-dimensional array of pointers to trans. **
***++*********************#************************+***** ^********/
trans * (levell [NUMDEVICE] [NUMTRANS]);
** stack is a one-dimensional array of pointers to trans. **
******************************************************************
trans * (stack [NUMTRANS] )
;
/*****************************************************************
** level2 is a two-dimensional array of pointers to trans. **
** plevel2 is a two-dimensional array of pointers to passgates. **
** ilevel2 is a two-dimensional array of pointers to inverters. **
******************************************************************/
trans * (level2 [NUMDEVICE] [NUMTRANS] )
;
pass * (plevel2 [NUMDEVICE] [NUMTRANS] )
;



















** pcount and ncount contain the number of p-type or ntype **




















** JOEL V. SWISHER Thesis #1 **
** This program reads a.sim file as input. Then searches that **
** file for possible passgates or inverters **
#include "rec.h"
main(argc ,argv) /* argc and argv communicate with the operating system */
int argc; /* argc provides a count of the number of command line
arguments */
char **argv; /* argv is an array of pointers to char */
{
if (argc « 1) /*Is the command line entry, entered properly? */
{
printf ("Please enter a data file name after the prog name.\n");
exit(-l); /* if not, print then exit */
}
** Create the initial head and tail pointers for the linked lists. **






fp = f open(argv[l] , "r"); /* fopen opens argv[l] for reading */
fo = f open("out .rlv2" , "w"); /* opens out for writing */
len = 0;
** Call fillerO to obtain the first character in the file. **
fillerO
;
if ((strcmp (buffer." I")) !=0)
errorO ;




if ((strcmp(buffer, "units: "))==0)
** Is this still a proper simulation file? **










if ((strcmp(buffer,"tech: M ))==0)
** Is this still a proper simulation file? **











** Since this is a proper simulation file (to this point) , fill **
** the transistor list. The next several lines of data from the **







** A call is made to TransistorO which builds the transtor **
** list. Upon exiting transistorO obtain the first character **
** in the next line, then continue the while if required. **
******************************** *************** ******************/








** Build the inverter list. **










** Build the remaining levell device array of pointers to trans.**




** Must print the statistics and information on transistors **
** inverters and passgates prior to entering level2 recognition.**
*****************************************************************/







** Build the remaining level2 device array of pointers to trans,**

















C. TRANSISTOR LIST FUNCTION
/*****************************************************************
** JOEL V. SWISHER Trans .
c
**
** This function builds the transisitor and places it in the **



















** Create a node in the link list to hold the transistor **
** information. **
newp = NewNode O
;
newp->Type=malloc (size of (char)*strlen(buf f er+1))
;
strcpy(newp->Type ,buf f er)
;
** Is this the first entry on the list? If not, this is the **
** last entry. **













** Within a sim file, each transistor's information is **
** contained on a single line. Successive calls are made to **
** fillerO to get the next information field. Since xloc and **
** yloc are optional fields Check is see in filler at the end **














newp->drain=malloc (sizeof (char)*strlen(buf f er)+l)
;
strcpy (newp->drain,buf f er)
;
fillerO ;
newp->length=malloc (sizeof (char) *strlen(buf f er)+l)
strcpy (newp->length, buffer)
fillerO ;
newp->width=malloc (sizeof (char) *strlen(buf f er)+l)
strcpy (newp->width, buffer)
fillerO;
newp->xloc=malloc (sizeof (char) *strlen (buffer) +1)
strcpy (newp->xloc .buffer)
fillerO;





** This assists the main program in preparing for the next **
** interation of this function call by getting the first **





** This function builds the transisitor and places it in the **


















** Create a node in the link list to hold the transistor **
** information. **
************** + *******************************************-*** *****/
newn = NewNodeO;
newn->Type=malloc (sizeof (char)*strlen(buf f er+1) )
;
strcpy (newn->Type ,buf f er)
;
** Is this the first entry on the list? If not, this is the **















** Within a sim file, each transistor's information is **
** contained on a single line. Successive calls are made to **
** fillerQ to get the next information field. Since xloc and **
** yloc are optional fields Check is see in filler at the end **
** of a line. **












strcpy(newn->source ,buf f er)
;
fillerO;
























** This assists the main program in preparing for the next **
** interation of this function call by getting the first **




D. INVERTER AND PASSGATE RECOGNITION FUNCTION
/*****************************************************************
** JOEL V. SWISHER Inverter.
c
**
** This function builds the inverters and places it in the **




































** Is it an invertor? **
if ( ( (strcmp(second->gate , f irst->gate))==0)&&
( (strcmp(second->drain,f irst->drain))==0)&&
( ( (strcmp(second->source , "Vdd") )==0) I I
((strcmp(first->source,"Vdd"))==0))t&
(((strcmp(second->source, "GND"))==0) I I
((strcmp(first->source,"GND"))==0))fe&
((strcmp(f irst->source ,second->source)) !=0)&&














else if (((strcmp(second->gate ,f irst->gate) )==0)&&
( ( ( ( (strcmp(second->source ,f irst->drain) )==0)kk
(((strcmp(second->source,"Vdd")) !=0) I I




((strcmp(second->drain. M GND"))==0)))) I I
((( (stre mp(second->drain .first ->source) )==0)t&
(((strcmp(second->drain,"Vdd M )) !=0) I I




( (strcmp( sec ond->source." GND "))==0) ))))&&







** Increment header_invert->length which is the length for **











** Is this the first entry on the list? If not, this is the **













** Place the appropriate data into the inverter's fields. **
{






newinv- >drain_ptype=malloc (sizeof (char) *strlen (first ->drain)+l)
;
strcpy (newinv->drain_ptype ,f irst->drain)
;
newinv->drain_ntype=malloc( sizeof (char)* strlen(second->drain)+l)
;
strcpy (newinv->drain_ntype , second->drain)
;






strcpy (newinv->source_ntype , second->source)
;
newinv->length_ptype=malloc (sizeof (char)*strlen(f irst->length)+l)
strcpy (newinv->length_ptype ,f irst->length)
newinv->length_ntype=malloc (sizeof (char) *strlen(second->length)+l)
strcpy (newinv->length_ntype ,second->length)
newinv ->width_ptype=malloc (sizeof (char) *strlen(first->width)+l)
strcpy (newinv->width_ptype ,first->width)
newinv- >width_ntype=malloc( sizeof (char) *strlen( second- >width)+l)
strcpy (newinv->width_ntype , second->width)
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newinv->yloc_ptype=malloc (sizeof (char)*strlen(f irst->yloc)+l)
;






newinv- >drain_ntype=malloc( sizeof (char) *strlen (first ->drain)+l)
;
strcpy (newinv->drain_ntype ,f irst->drain)
;
newinv- >drain_ptype=malloc (sizeof (char) *strlen(second->drain)+l)
;
strcpy (newinv->drain_ptype , second->drain)
;
newinv->source_ntype=malloc (sizeof (char)*strlen(f irst->source)+l)
;




strcpy (newinv->source_ptype . second->source)
;
newinv->length_ntype=malloc (sizeof (char)*strlen(f irst->length)+l)
strcpy (newinv->length_ntype ,f irst->length)
newinv->length_ptype=malloc (sizeof (char)*strlen(second->length)+l)
strcpy (newinv->length_ptype ,second->length)
newinv ->width_ntype=malloc (sizeof (char)* strlen (first ->width)+l)
strcpy (newinv->width_ntype ,first->width)
newinv- >width_ptype=malloc (sizeof (char)* strlen (second- >width)+l)
strcpy (newinv->width_ptype , second->width)








newinv- >yloc_ntype=malloc (sizeof (char) * strlen (first ->yloc)+l)
strcpy(newinv->yloc_ntype ,f irst->yloc)
newinv ->yloc_ptype=malloc (sizeof (char)* strlen(second->yloc)+l)
strcpy (newinv->yloc_ptype ,second->yloc)
}
** Remove the transistors that now constitute an inverter. **
** If the transistor lists' head or tail pointer are to be **
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** deleted change the head or tail. Delete the used transistors **



























































** Is it a passgate? **
else if ( ( ( ( (strcmp( second- >source ,f irst->source)
)
==0)kk
(strcmp(second->drain,f irst->drain) )==0) ) I I
( (strcmp( sec ond->drain, first- > source) )==0)&&








** Increment header_passgate->length which is the length for **






** Create a node in the link list to hold the transistor **
** information. **
newpass = NewPassO;
** Is this the first entry on the list? If not, this is the **
















** Place the appropriate data into the passgate's fields. **
{






newpass ->gate_ptype=malloc( sizeof (char) *strlen (first ->gate)+l)
;
strcpy (newpass->gate_ptype ,f irst->gate)
;
newpass->gate_ntype=malloc (sizeof (char)* strlen(second->gate)+l)
;
strcpy (newpass->gate_ntype , second->gate)
;
newpass -> source_ptype=malloc (sizeof (char)* strlen(f irst->source)+l)
;
strcpy (newpass->source_ptype ,f irst->source)
;
newpass->source_ntype=malloc (sizeof (char) *strlen( sec ond->source)+l)
strcpy (newpass->source_ntype , second->source)
;
newpass->length_ptype=malloc (sizeof (char)*strlen(f irst->length)+l)
strcpy(newpass->length_ptype ,f irst->length)
;
newpass->length_ntype=malloc (sizeof ( char) *strlen( sec ond-> length) +1)
strcpy (newpass->length_ntype , second->length)
newpass->width_ptype=malloc (sizeof (char)*strlen(f irst->width)+l)
;
strcpy (newpass->width_ptype ,f irst->width)
;
newpass->width_ntype=malloc (sizeof (char) *strlen(second->width)+l)
;
strcpy (newpass->width_ntype , second->width)
;




newpass->xloc_ntype=malloc (sizeof (char)* strlen(second->xloc)+l)
;
strcpy (newpass->xloc_ntype , second->xloc)
;
newpass- >yloc_ptype=malloc( sizeof (char) *strlen (first ->yloc)+l)
strcpy(newpass->yloc_ptype ,f irst->yloc)














newpass->source_ntype=malloc (sizeof (char)*strlen(f irst->source)+l)
;






newpass->length_ntype=malloc (sizeof (char)*strlen(f irst->length)+l)
strcpy (newpass->length_ntype ,f irst->length)
newpass->length_ptype=malloc (sizeof (char)*strlen(second->length)+l)
strcpy (newpass->length_ptype , second->length)








newpass->xloc _ntype=malloc (sizeof (char) *strlen (first ->xloc)+l)
;
strcpy (newpass->xloc_ntype ,f irst->xloc)
;




newpass ->yloc_ntype=malloc( sizeof (char) *strlen (first ->yloc)+l)
strcpy (newpass->yloc_ntype ,f irst->yloc)
newpass->yloc_ptype=malloc (sizeof (char)* strlen( second- >yloc)+l)
strcpy (newpass->yloc_ptype , second->yloc)
}
** Remove the transistors that now constitute an passgate . **
** If the transistor list's head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistors **



































































** go to the next transistor. **
****************+*+* ***^**+******+***********^**++**********^+**^^/














E. LEVEL 1 RECOGNITION FUNCTION
** JOEL V. SWISHER Thesis #2 **
** This program reads a.sim file as input. Then searches that **





/it:****:***** * ********************* *********************************
** The following pointers to trans are used to find levell **
** devices. **
************************************************************
trans *first, *prevlst, *second, *prev2nd;
/*****************************************************************
** The following are used as flags when certain characteristics **



























** Is this the second time through on the same device. **








** This is the first time through for this device. **
** Find a transistor that is connected to Vdd. **
******************************************************************/
else if (((strcmp(first->gate,"Vdd"))==0) I I
((strcmp(first->drain,"Vdd"))==0) |
|















** Find all of the n-type transistors that connect to the p-type**
** transistors already found. **
******************************************************************/





** If there are no more n-type transistors then exit loop. **
******************************************************************/




** Does the n-type transistor connect to the p-type transistor? **
******************************************************************/
while ( (second !=NULL)&&(nf ound==FALSE)
{
if ( ((strcmp(second->source .levell [numdevice] [i] ->source))==0) I I
( (strcmp(second->source , levell [numdevice] [i] ->drain) )==0) |
I
(( strcmpC sec ond->drain, levell [numdevice] [i] ->source) )==0) I
|























** Has a p-type transistor which connects to Vdd been found? **
** Yes, has a matching n-type been found? No, error in .sim **
** file because a Vdd transistor must go to an n-type sometime. **
**************************************************:****************/































** Has a p-type transistor which connects to Vdd been found? **










** A partial levell device has been found. Repeat the loop and **









** A levell device has been found reset the search pointers and **

































** There are no transistors connected to Vdd left connect **




** Combine the two transistor lists for easy recursive compares.**
header_new = create ();














** There are no transistors connected to Vdd left connect **


























** Function Push(T) **


















** Function Pop() **
** This function removes the transistor from the stack and **










** Function combine (start .prevlst) **
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **









** Remove the transistor that now is part of a level 1 device. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **


































** Go to the head of the list to begin the comparisons. **
*****************************************************************/




else start = NULL;
while (start != NULL)
{




if ( ( ( stre mp ( start ->source , compare -> source) )==0) I I
((strcmpC start ->source , compare ->drain) )==0) I I





** A match was found, place the transistor on the stack and **







** The recursive call comes back to here. Reset the searching **
















** No more transistors to compare this time. Place the **





** Function combinep(start .prevlst) **
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **









** Remove the transistor that now is part of a level 1 device. **
** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **


















else if (startp== header_newp->tail fe&set ! =TRUE)
{
header_newp->tail = prevlst;












** Go to the head of the list to begin the comparisons. **
****************************** ********** ******************** *****/





else startp = NULL;
while (startp != NULL)
{





if ( ( ( (strcmp( startp- >source , compare- >source))==0)&&
((strcmp(startp->source,"Vdd")) ! =0) ) I I
( (( strc mp ( startp-> source , compare ->drain) )==0)&&
((strcmp(startp->source,"Vdd")) !=0)) I I
( ( (strcmp(startp->drain, compare ->source) )==0)kk
((strcmp(startp->drain. ,'Vdd")) !=0)) I I
(((strcmp(startp->drain.compare->drain))==0)&&




** A match was found, place the transistor on the stack and **
** find any transistors which connect to it. **







** The recursive call comes back to here. Reset the searching **














** No more transistors to compare this time. Place the **
** into the levell device array. **
Pop();
}
** Function combinen(startn.prevlst) **
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **









** Does this n-type transistor connect to ground? **
if (((strcmp("GND" ,startn->source))==0) I I






** Remove the transistor that now is part of a level 1 device. **
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** If the transistor lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used transistor **
** and decrease the transistor lists' length. **
*****************************************************************/




























** Go to the head of the list to begin the comparisons. **





else startn = NULL;
while (startn != NULL)
{
/*****************************************************************









(( (strcmp(startn->source . compare ->drain))==0)&&
((strcmp(startn->source,"GND")) !=0)) I I
(((strcmp(startn->drain,compare->source))==0)&&
((strcmp(startn->drain."GND"))!=0)) I I
( ( (strcmp(startn->drain,compare->drain)) ==0)&&




** A match was found, place the transistor on the stack and **





** The recursive call comes back to here. Reset the searching **












** No more transistors to compare this time. Place the **




** Function checkpdo ,hi) **
** This function compares the transistor with all of the **
** in the list to find a match. It calls itself recursively **
























if ( ( ( (strcmp(f irst->source , levell [numdevice] [i] ->source) )==0)&&
((strcmp(first->source,"Vdd")) !=0)) I I
(( (strcmp(f irst->source , levell [numdevice] [i] ->drain) )==0)&fe
((strcmp(first->source,"Vdd")) !=0)) I I
(((strcmp(f irst->drain, levell [numdevice] [i] ->source) )==0)&&
((strcmp(firBt->drain."Vdd")) !=0)) I I
( ( (strcmp(f irst- >drain, levell [numdevice] [i] ->drain) )==0)&&















if ( ( (strcmp(second->source , levell [numdevice] [i] -> source ) )==0) I I
( (strcmp(second->source .levell [numdevice] [i] ->drain) )==0) I I
(( strc mp( sec ond->drain, levell [numdevice] [i] ->source) )==0) I I
























} /* end while second */
} /* end for 2nd */









} /* end for first */
















F. LEVEL 2 RECOGNITION FUNCTION
/*****************************************************************
** JOEL V. SWISHER Thesis #2 **
** This program reads a.sim file as input. Then searches that **






** The following pointers to inv and pass are used to find **






** The following are used as flags when certain characteristics **
** have been found for the transistors in level2 devices. **
int out , f ound , outte st
;
** The following are counters. **














** Fill the level2 device. **
*************************************************************.*****/
while((nolvl> 0) I I (head_invert->length > 0) I I (head_passgate->length > 0))
{
/******************************************************.******.*****








































** Find any levell devices that can be connected to this level2 **
** device. First compare level devices with level2 transistors. **
if((nolvl > 0)&&(tcnt2[lv2] !=0))
{






for(k=l; k<=tcount [vice] ; k++)
{





if ((((strcmp(level2[lv2] [j] ->source .levell [vice] [k] ->source) )==0) I I
((strcmp(level2[lv2] [j] ->source , levell [vice] [k] ->drain) )==0) I I
((strcmp(level2[lv2] [j] ->source , levell [vice] [k] ->gate) )==0) )&&
(((strcmp(level2[lv2] [j] ->source , "Vdd")) !=0) I I




** Does the drain match? It can not be Vdd or GND. **
else if ((((strcmp(level2[lv2] [j] ->drain, levell [vice] [k] ->source))==0) I I
((strcmp(level2[lv2] [j] ->drain, levell [vice] [k] ->gate))==0) I I
((strcrap(level2[lv2] [j] ->drain. levell [vice] [k] ->drain))==0) )&&
(((strcmp(level2[lv2] [j] ->drain. "Vdd") ) ! =0) I I




** Does the gate match? It can not be Vdd or GND. **
else if ((((strcmp(level2[lv2] [j] ->gate , levell [vice] [k] ->source))—0) I I
((strcmp(level2[lv2] [j] ->gate , levell [vice] [k] ->gate) )==0) I I
( (strcmp(level2 [lv2] [j] ->gate , levell [vice] [ "•.] ->drain) )==0) )kk
(((strcmp(level2[lv2] [j] ->gate . "Vdd") ) !=0) I I





** Does Level2[lv2] [j] match? If so. has levell [vice] [k] been **
** used yet? **
******************************************************************/





break; /* out of k for */
}
} /* close k for */
/**************************************************** *************






} /* close vice while */
} /* close j for */
} /* close if */
** Find any inverters that can be connected to this level2 **




if ( (head_invert->length>0)fc&(tcnt2 [lv2] ! =0)
)
{
while ( (f irstinv ! =NULL)&& (head_invert->length! -0)
)
{
for(l=l; K=tcnt2[lv2] ; 1++)
<
** Does the source match? It can not be Vdd or GND. **
if ( ( ( (strcmp(level2 [lv2] [1] ->source ,f irstinv->source_ntype) )==0) I I
( (strcmp(level2 [lv2] [1] ->source ,f irstinv->drain_ntype) )==0) I I
( (strcmp(level2 [lv2] [1] ->source ,f irstinv->source_ptype) )==0) I I
( (strcmp(level2[lv2] [1] ->source . first inv- >drain_ptype) )==0) I I
((strcmp(level2[lv2] [1] ->source , first inv->gate))==0)) kk
(((strcmp(level2[lv2] [1] ->source , "Vdd") ) !=0) I
|




** Does the drain match? It can not be Vdd or GND. **
else if ((((strcmp(level2[lv2] [1] ->drain,f irst inv- >source_ntype))==0)
( (strcmp(level2[lv2] [1] ->drain,f irstinv->source_ptype) )==0) I
|
((strcmp(level2[lv2] [1] ->drain,f irstinv->drain_ptype))==0)
I I
((strcmp(level2[lv2] [1] ->drain,f irst inv- >drain_ntype))==0)
I
|
((strcmp(level2[lv2] [1] ->drain,f irstinv->gate) )==0) )&&
(((strcmp(level2[lv2] [1] ->drain. "Vdd") ) !=0) I I





** Does the gate match? It can not be Vdd or GND. **
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else if ((((strcmp(level2[lv2] [1] ->gate ,f irstinv->source_ntype))==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstinv->source_ptype))==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstinv->drain_ptype) )==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstinv->drain_ntype))==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstinv->gate))==0) )&&
(((strcmp(level2[lv2] [1] ->gate , "Vdd")) !=0) I I















} /* close for */
/*++*:+ I************ **********







} /* close while */
} /* close if */
/**************** *************************************************
** Find any passgates that can be connected to this level2 **




if ( (head_passgate->length>0) &&(tcnt2 [lv2] ! =0)
)
{
while ( (f irstpass ! =NULL)t&(head_passgate->length! =0)
)
{
for(l=l; K=tcnt2[lv2] ; 1++)
{
/*************************************************** + *************
** Does the source match? It can not be Vdd or GND. **
******************************************************************/
if ((((strcmp(level2[lv2] [1] ->source ,f irstpass->source_ntype) )==0) I I
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((strcmp(level2[lv2] [1] ->souxce ,f irstpass->source_ptype))==0) I I
((strcmp(level2[lv2] [1] ->source ,f irstpass->drain))==0) I I
C(strcmp(level2[lv2] [1] ->source ,f irstpass->gate_ntype))==0) I I
((strcmp(level2[lv2] [1] ->source ,f irstpass->gate_ptype))==0))&&
(((strcmp(level2[lv2] [1] ->source , "Vdd")) ! =0) I I





** Does the drain match? It can not be Vdd or GND. **
else if ( ( ( (strcmp(level2 [lv2] [1] ->drain,firstpass->source_ntype) )==0) I I
((strcmp(level2[lv2] [1] ->drain,f irstpass->source_ptype) )==0) I I
((strcmp(level2[lv2] [1] ->drain,f irstpass->drain) )==0) I I
((strcmp(level2[lv2] [1] ->drain,f irstpass->gate_ntype))==0) |
I
( (strcmp(level2[lv2] [1] ->drain,f irstpass->gate_ptype) )==0) )&&
(((strcmp(level2[lv2] [1] ->drain, "Vdd") ) !=0) I I






** Does the gate match? It can not be Vdd or GND. **
else if ( ( ( (strcmp(level2 [lv2] [1] ->gate , f irstpass->source_ntype) )==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstpass->source_ptype))==0) I I
((strcmp(level2[lv2] [1] ->gate ,f irstpass->drain) )==0) I I
( (strcmp(level2[lv2] [1] ->gate ,f irstpass->gate_ntype) )==0) I I
( (strcmp(level2 [lv2] [1] ->gate ,f irstpass->gate_ptype) )==0) )&&
(((strcmp(level2[lv2] [1] ->gate , "Vdd")) ! =0) I
|












} /* close for */
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} /* close while */
} /* close if */
** Find any levell devices that can be connected to this level2 **
** device. First compare levell devices with level2 inverters. **









for(k=l; k<=tcount [vice] ; k++)
{
** Does the ntype source match? It can not be Vdd or GND . **
if ((((strcmp(ilevel2[lv2] [j] ->source_ntype , levell [vice] [k] ->source))==0) I I
( (strcmp(ilevel2[lv2] [j] ->source_ntype .levell [vice] [k] ->drain) )==0) I I
( (strcmp(ilevel2[lv2] [j] ->source_ntype .levell [vice] [k] ->gate))==0) )&&
C((strcmp(ilevel2[lv2] [j] ->source_ntype . "Vdd")) !=0) I I





** Does the ptype source match? It can not be Vdd or GND. **
else if ((((strcmp(ilevel2[lv2] [j] ->source_ptype , levell [vice] [k] ->source))==0) I I
((strcmp(ilevel2[lv2] [j] ->source_ptype .levell [vice] [k] ->drain))==0) I I
((strcmp(ilevel2[lv2] [j] ->source_ptype .levell [vice] [k] ->gate))==0))&&
(((strcmp(ilevel2[lv2] [j] ->source_ptype. "Vdd")) !=0) I I




** Does the ntype drain match? It can not be Vdd or GND. **
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******************************************************************/
else if ((((strcmp(ilevel2[lv2] [j] ->drain_ntype,levell [vice] [k] ->source))==0) I I
((strcmp(ilevel2[lv2] [j] ->drain_ntype .levell [vice] [k] ->drain))==0) I I
( (strcmp(ilevel2 [lv2] [ j ] ->drain_ntype , levell [vice] [k] ->gate) )==0) )&&
(((strcmp(ilevel2[lv2] [j] ->drain_ntype . "Vdd")) !=0) I I






** Does the ptype drain match? It can not be Vdd or GND. **
******************************************************************/
else if ((((strcmp(ilevel2[lv2] [j] ->drain_ptype, levell [vice] [k] ->source))==0) I I
((strcmp(ilevel2[lv2] [j] ->drain_ptype .levell [vice] [k] ->drain))==0) I I
((strcmp(ilevel2[lv2] [j] ->drain_ptype .levell [vice] [k] ->gate))==0))&&
(((strcmp(ilevel2[lv2] [j] ->drain_ptype , "Vdd")) !=0) I I





** Does the gate match? It can not be Vdd or GND. **
******************************************************************/
else if ((((strcmp(ilevel2[lv2] [j] ->gate .levell [vice] [k] ->source))==0) I I
((strcmp(ilevel2[lv2] [j] ->gate .levell [vice] [k] ->drain))==0) I I
((strcmp(ilevel2[lv2] [j] ->gate .levell [vice] [k] ->gate))==0) )&&
C((strcmp(ilevel2[lv2] [j] ->gate , "Vdd") ) !=0) I I





** Does Level2[lv2] [j] match? If so. has levell [vice] [k] been **
** used yet? **
******************************************************************/







} /* close k for */
/*****************************************************************






} /* close vice while */
} /* close j for */
} /* close if */
/*****************************************************************
** Find any inverters that can be connected to this level2 **
** device. Compare inverters with level2 inverters. **
******************************************************************/









while ( (f irstinv ! =NULL)&fc(head_invert->length ! =0)
)
{
for(lz=l; Iz<=icnt2[lv2] ; lz++)
{
/*************** ******* *******************************************
** Does the ntype source match? It can not be Vdd or GND . **
***********************************************
if ( ( ( (strcmp(ilevel2 [lv2] [lz] ->source_ntype ,f irstinv- >source_ntype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->source_ntype , f irstinv ->drain_ntype))==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->source_ntype ,f irstinv->source_ptype) )==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->source_ntype ,f irstinv->drain_ptype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->source_ntype ,f irstinv- >gate) )==0) )&&
(((strcmp(ilevel2[lv2] [lz] ->source_ntype , "Vdd") ) !=0) I I






** Does the ptype source match? It can not be Vdd or GND. **
******************************************************************/
else if ((((strcmp(ilevel2[lv2] [lz] ->source_ptype , f irstinv ->source_ntype) )==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->source_ptype ,f irstinv->drain_ntype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->source_ptype ,f irstinv- >source_ptype) )==0) |
|
((strcmp(ilevel2[lv2] [lz] ->source_ptype,f irstinv ->drain_ptype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->source_ptype,f irstinv- >gate) )==0))&&
(((strcmp(ilevel2[lv2] [lz] ->source_ptype , "Vdd")) !=0) I I




** Does the ptype drain match? It can not be Vdd or GND. **
**#*:*:*:**:**:**:*c***#*::*.**#********************************************^
else if ( ( ( (strcmp(ilevel2 [lv2] [lz] ->drain_ptype ,f irstinv->source_ntype) )==0)
I
((strcmp(ilevel2[lv2] [lz] ->drain_ptype ,f irstinv->source_ptype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->drain_ptype ,f irstinv->drain_ptype))==0) I I
((strcmp(ilevel2[lv2] [lz] ->drain_ptype ,f irstinv->drain_ntype))==0) I I
((strcmp(ilevel2[lv2] [lz] ->drain_ptype ,f irstinv->gate) )==0) )&&
(((strcmp(ilevel2[lv2] [lz] ->drain_ptype , "Vdd")) !=0) I I





** Does the ntype drain match? It can not be Vdd or GND. **
else if ( ( ( (strcmp(ilevel2 [lv2] [lz] ->drain_ntype ,f irstinv->source_ntype) )==0)
I
((strcmp(ilevel2[lv2] [lz] ->drain_ntype ,f irstinv->source_ptype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->drain_ntype ,f irstinv->drain_ptype))==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->drain_ntype ,f irstinv->drain_ntype) )==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->drain_ntype ,f irstinv->gate) )==0) )kb
(((strcmp(ilevel2[lv2] [lz] ->drain_ntype . "Vdd")) !=0) I I




** Does the gate match? It can not be Vdd or GND. **
************* *****************************************************/
else if ((((strcmp(ilevel2[lv2] [lz] ->gate .first inv->source_ntype))==0)
I
|
((strcmp(ilevel2[lv2] [lz] ->gate .first inv->sourc e_ptype) )==0) |
|
((strcmp(ilevel2[lv2] [lz] ->gate ,f irstinv->drain_ptype) )==0) I I
((strcmp(ilevel2[lv2] [lz] ->gate ,f irstinv->drain_ntype) )==0) I I
( (strcmp(ilevel2 [lv2] [lz] ->gate ,f irstinv->gate) ) ==0) )kk
(((strcmp(ilevel2[lv2] [lz] ->gate , "Vdd")) !=0) I
|
















} /* close for */






} /* close while */
} /* close if */
} /* close if */
** Find any passgates that can be connected to this level2 **
** device. Compare passgates with level2 inverters. **
******************************************************************/








while ( (f irstpass ! =NULL)&&(head_passgate->length! =0))
{
for(l=l; K=icnt2[lv2] ; 1++)
{
** Does the ntype source match? It can not be Vdd or GND . **
******************************************************************/
if ( (((strcmp(ilevel2[lv2] [1] ->source_ntype ,f irstpass ->source_ntype) )==0) I I
( (strcmp(ilevel2 [lv2] [1] ->source_ntype ,f irstpass->source_ptype) )==0) I I
( (strcmp(ilevel2 [lv2] [1] ->source_ntype ,f irstpass->gate_ptype))==0) I
|
((strcmp(ilevel2[lv2] [1] ->source_ntype ,f irstpass ->gate_ntype)) ==0) I I
( (strcmp(ilevel2 [lv2] [1] ->source_ntype , f irstpass ->drain) )==0) )&&
(((strcmp(ilevel2[lv2] [1] ->source_ntype , "Vdd") ) ! =0) I I





/***** ***************************************** ********* **********
** Does the ntype drain match? It can not be Vdd or GND. **
*****************************************+************************/
else if ((((strcmp(ilevel2[lv2] [1] ->drain_ntype ,f irstpass ->source_ntype) )==0) I
|
( (strcmp(ilevel2 [lv2] [1] ->drain_ntype ,f irstpass->source_ptype))==0) I I
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((strcmp(ilevel2[lv2] [1] ->drain_ntype ,f irstpass->gate_ptype))==0) I I
((strcmp(ilevel2[lv2] [1] ->drain_ntype ,f irstpass->gate_ntype))==0) I I
((strcmp(ilevel2[lv2] [1] ->drain_ntype ,f irstpass->drain))==0) )fe&
(((strcmp(ilevel2[lv2] [1] ->drain_ntype , "Vdd")) !=0) I I






** Does the ptype source match? It can not be Vdd or GND. **
******************************************************************/
else if ( ( ( (strcmp(ilevel2 [lv2] [1] ->source_ptype ,f irstpass->source_ntype) )==0)
I
( (strcmp(ilevel2 [lv2] [1] ->source_ptype ,f irstpass->source_ptype) )==0)
( (strcmp(ilevel2 [lv2] [1] ->source_ptype ,f irstpass->gate_ptype) )==0) I I
( (strcmp(ilevel2[lv2] [1] ->source_ptype ,f irstpass->gate_ntype))==0) I I
C(strcmp(ilevel2[lv2] [1] ->source_ptype , firstpass->drain) )==0))&&
(((strcmp(ilevel2[lv2] [1] ->source_ptype , "Vdd")) ! =0) I I





** Does the ptype drain match? It can not be Vdd or GND. **
else if ( ( ((strcmp(ilevel2[lv2] [1] ->drain_ptype ,firstpass->source_ntype)) =!=0) I I
( (strcmp(ilevel2 [lv2] [1] ->drain_ptype ,f irstpass->soiirce_ptype))==0) I I
((strcmp(ilevel2[lv2] [1] ->drain_ptype ,f irstpass->gate_ptype))==0)
I
|
((strcmp(ilevel2[lv2] [1] ->drain_ptype ,f irstpass->gate_ntype) )==0) I
( (strcmp(ilevel2[lv2] [1] ->drain_ptype , f irstpass->drain) )==0) )kh
(((strcmp(ilevel2[lv2] [1] ->drain_ptype . "Vdd") ) ! =0) I I





** Does the gate match? It can not be Vdd or GND. **
else if ((((strcmp(ilevel2[lv2] [1] ->gate ,f irstpass->sonrce_ntype) )==0) I I
((strcmp(ilevel2[lv2] [1] ->gate ,firstpass->source_ptype) )==0) I I




( (strcmp(ilevel2[lv2] [1] ->gate ,firstpass->drain) )==0) )bk
(((strcmp(ilevel2[lv2] [1] ->gate , "Vdd")) !=0) I I













} /* close lor */






} /* close while */
} /* close if */
} /* close if */
** Find any levell devices that can be connected to this level2 **
** device. First compare levell devices with level2 passgates. **
^. + * + + :+:: + ;i + :4::+ +* + + *** + *** + + ** + * + * + * + *








for(k=l; k<=tcount [vice] ; k++)
{
/*****************************************************************
** Does the ntype source match? It can not be Vdd or GND
.
**
if ( ( ( (strcmp(plevel2 [lv2] [ j] ->source_ntype , levell [vice] [k] ->source) )==0)
|
((strcmp(plevel2[lv2] [j] ->source_ntype .levell [vice] [k] ->drain))==0) I I
((strcmp(plevel2[lv2] [j] ->source_ntype .levell [vice] [k] ->gate))==0) )&&
(((strcmp(plevel2[lv2] [j] ->source_ntype . "Vdd") ) ! =0) I I







** Does the ptype source match? It can not be Vdd or GND . **
******************************************************************/
else if ((((strcmp(plevel2[lv2] [j] ->source_ptype .levell [vice] [k] ->source))==0) I I
((strcmp(plevel2[lv2] [j] ->source_ptype , levell [vice] [k] ->drain))==0) I I
((strcmp(plevel2[lv2] [j] ->source_ptype .levell [vice] [k] ->gate))==0))&&
( ( (strcmp(plevel2 [lv2] [ j ] ->source_ptype , "Vdd" ) ) ! =0) I I






** Does the ptype gate match? It can not be Vdd or GND. **
******************************************************************/
else if (( ( (strcmp(plevel2[lv2] [j] ->gate_ptype , levell [vice] [k] ->source))==0) I I
((strcmp(plevel2[lv2] [j] ->gate_ptype , levell [vice] [k] ->drain) )==0) I I
( (strcmp(plevel2 [lv2] [j ] ->gate_ptype , levell [vice] [k] ->gate) )==0) )&&
(((strcmp(plevel2[lv2] [j] ->gate_ptype , "Vdd")) !=0) I I






** Does the ntype gate match? It can not be Vdd or GND. **
******************************************************************/
else if ((( (strcmp(plevel2[lv2] [j] ->gate_ntype .levell [vice] [k] ->source))==0) |
|
((strcmp(plevel2[lv2] [j] ->gate_ntype .levell [vice] [k] ->drain) )==0) I I
((strcmp(plevel2[lv2] [j] ->gate_ntype .levell [vice] [k] ->gate))==0) )&&









** Does the drain match? It can not be Vdd or GND. **
******************************************************************/
else if ((((strcmp(plevel2[lv2] [j] ->drain, levell [vice] [k] ->source))==0) I I
((strcmp(plevel2[lv2] [j] ->drain, levell [vice] [k] ->drain))==0) I
|
( (strcmp(plevel2 [lv2] [ j ] ->drain . levell [vice] [k] ->gate) ) ==0) )bb
(((strcmp(plevel2[lv2] [j] ->drain. "Vdd")) !=0) I I








** Does Level2[lv2] [j] match? If so, has levell [vice] [k] been **
** used yet? **








} /* close k for */
/******************************************** *********************





} /* close vice while */
} /* close j for */
} /* close if */
** Find any inverters that can be connected to this level2 **
** device. Compare inverters with level2 passgates. **







while ((f irstinv ! =NULL)£&(head_invert->length! =0))
{
for(lz=l; Iz<=icnt2[lv2] ; lz++)
{
/*****************************************************************
** Does the ntype source match? It can not be Vdd or GND . **
if ( ( ( (strcmp(plevel2 [lv2] [lz] ->source_ntype ,f irstinv->source_ntype) )==0) |
|
( (strcmp(plevel2 [lv2] [lz] ->source_ntype ,f irstinv->drain_ntype) )==0) |
|
( (strcmp(plevel2 [lv2] [lz] ->source_ntype ,f irstinv->source_ptype) )==0) I I
((strcmp(plevel2[lv2] [lz] ->source_ntype ,f irstinv->drain_ptype) )==0) I I
((strcmp(plevel2[lv2] [lz] ->source_ntype ,f irstinv ->gate))==0) )&&
(((strcmp(plevel2[lv2] [lz] ->source_ntype . "Vdd") ) !=0) I I




** Does the ptype source match? It can not be Vdd or GND. **
else if ((((strcmp(plevel2[lv2] [lz] ->source_ptype,f irstinv->source_ntype))==0) I I
C(strcmp(plevel2[lv2] [lz] ->source_ptype, first inv->drain_ntype))==0) I I
((strcmp(plevel2[lv2] [lz] ->source_ptype,f irstinv->source_ptype))==0) I I
((strcmp(plevel2[lv2] [lz] ->source_ptype .firstinv->drain_ptype))==0) I I
((strcmp(plevel2[lv2] [lz] ->source_ptype .firstinv->gate))==0) )fefe
(C(strcmp(plevel2[lv2] [lz] ->source_ptype . "Vdd")) !=0) I I






** Does the ptype gate match? It can not be Vdd or GND. **
at:*****************************************************************/
else if ((((strcmp(plevel2[lv2] [lz] ->gate_ptype , f irstinv->source_ntype))==0) I I
((strcmp(plevel2[lv2] [lz] ->gate_ptype , f irstinv->drain_ntype))==0) I I
( (strcmp(plevel2[lv2] [lz] ->gate_ptype , f irstinv->source_ptype))==0) I I
( (strcmp(plevel2 [lv2] [lz] ->gate_ptype ,f irstinv->drain_ptype) ) ==0) I I
( (strcmp(plevel2 [lv2] [lz] ->gate_ptype ,f irstinv->gate) )==0) )&&
(((strcmp(plevel2[lv2] [lz] ->gate_ptype . "Vdd") ) !=0) I I





** Does the ntype gate match? It can not be Vdd or GND. **
else if ( ( ( (strcmp(plevel2[lv2] [lz] ->gate_ntype ,f irstinv->source_ntype))==0) I I
((strcmp(plevel2[lv2] [lz] ->gate_ntype ,f irstinv->drain_ntype) )==0) I I
( (strcmp(plevel2 [lv2] [lz] ->gate_ntype ,firstinv->source_ptype) )==0) I I
C(strcmp(plevel2[lv2] [lz] ->gate_ntype ,f irstinv->drain_ptype) )==0) I I
C(strcmp(plevel2[lv2] [lz] ->gate_ntype ,f irstinv->gate))==0) )&&
(((strcmp(plevel2[lv2] [lz] ->gate_ntype . "Vdd") ) !=0) I I




** Does the drain match? It can not be Vdd or GND. **
******************************************************************/
else if ((((strcmp(plevel2[lv2] [lz] ->drain,f irstinv->source_ntype) )==0) |
|
((strcmp(plevel2[lv2] [lz] ->drain,f irstinv->source_ptype) )==0) I I
((strcmp(plevel2[lv2] [lz] ->drain,f irstinv->drain_ptype) )==0) I
|
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((strcmp(plevel2[lv2] [lz] ->drain.f irstinv->drain_ntype) )==0) I I
((strcmp(plevel2[lv2] [lz] ->drain,f irstinv->gate) )==0))&&
(((strcmp(plevel2[lv2] [lz] ->drain, "Vdd")) I =0) I I















} /* close for */
ft:*******:*******:**************************************************






} /* close while */
} /* close if */
} /* close if */
** Find any passgates that can be connected to this level2 **
** device. Compare passgates with level2 passgates. **








while ((f irstpass ! =NULL)&&(head_passgate->length!=0))
{
for(l=l; K=pcnt2[lv2] ; 1++)
{
/***************************************************************+*
** Does the ntype source match? It can not be Vdd or GND. **
************ ******* ***************************************** * *****/
if ( ( ( (strcmp (plevel2 [lv2] [1] ->source_ntype ,f irstpass ->source_ntype) ) ==0)
( ( strcmp (pieve 12 [lv2] [1] ->source_ntype ,f irstpass ->source_ptype) ) ==0)
I
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((strcmp(plevel2[lv2] [1] ->source_ntype ,f irstpass->gate_ntype) )==0) I I
((strcmp(plevel2[lv2] [1] ->source_ntype ,f irstpass->gate_ptype))==0) I I
((strcmp(plevel2[lv2] [1] ->source_ntype ,f irstpass->drain))==0))&&
(((strcmp(plevel2[lv2] [1] ->source_ntype . "Vdd")) !=0) |
|






** Does the ptype source match? It can not be Vdd or GND. **
******************************************************************
^
else if ((((strcmp(plevel2[lv2] [1] ->source_ptype ,f irstpass->source_ntype))==0) I I
((strcmp(plevel2[lv2] [l]->source_ptype ,f irstpass->source_ptype))==0) I I
((strcmp(plevel2[lv2] [1] ->source_ptype ,f irstpass->gate_ntype))==0) I I
((strcmp(plevel2[lv2] [1] ->source_ptype ,f irstpass->gate_ptype) )==0) I
|
( (strcmp(plevel2 [lv2] [1] ->source_ptype ,f irstpass->drain) )==0))&&
(((strcmp(plevel2[lv2] [1] ->source_ptype . "Vdd") ) ! =0) I I






** Does the ptype gate match? It can not be Vdd or GND. **
******************************************************************/
else if ( ( ( (strcmp(plevel2[lv2] [1] ->gate_ptype ,f irstpass->source_ntype) )==0) I I
( (strcmp(plevel2[lv2] [1] ->gate_ptype , f irstpass->source_ptype) )==0) I I
((strcmp(plevel2[lv2] [1] ->gate_ptype ,f irstpass->gate_ntype) )==0) I I
( (strcmp(plevel2[lv2] [1] ->gate_ptype ,i irstpass->gate_ptype) )==0) I I
((strcmp(plevel2[lv2] [1] ->gate_ptype , f irstpass->drain))==0) )kk
(((strcmp(plevel2[lv2] [1] ->gate_ptype . "Vdd") ) ! =0) I I






** Does the ntype gate match? It can not be Vdd or GND. **
else if ((((strcmp(plevel2[lv2] [1] ->gate_ntype ,f irstpass->source_ntype))==0)
I I
((strcmp(plevel2[lv2] [1] ->gate_ntype ,f irstpass->source_ptype))==0) |
|
((strcmp(plevel2[lv2] [1] ->gate_ntype ,f irstpass->gate_ntype) )==0) I I
((strcmp(plevel2[lv2] [1] ->gate_ntype ,f irstpass->gate_ptype) )==0) I I
( (strcmp(plevel2[lv2] [1] ->gate_ntype ,f irstpass->drain))==0))&&
(((strcmp(plevel2[lv2] [1] ->gate_ntype . "Vdd") ) ! =0) I I





** Does the drain match? It can not be Vdd or GND. **
else if ((((strcmp(plevel2[lv2] [1] ->drain,f irstpass->source_ntype) )==0) I I
((strcmp(plevel2[lv2] [1] ->drain,f irstpass->source_ptype))==0) I I
((strcmp(plevel2[lv2] [1] ->drain.f irstpass->gate_ntype))==0) I I
((strcmp(plevel2[lv2] [1] ->drain,f irstpass->gate_ptype))==0) I I
((strcmp(plevel2[lv2] [1] ->drain,f irstpass- >drain) )==0))&&









** Were there any matches? **








} /* close for */






} /* close while */
} /* close if */
} /* close if */
** Has any matches been f ound( out ==TRUE) ? if yes, repeat **
** procedure, else increment level2 device counter. **











** End While exit **
/*****************************************************************
** Function fil_tran2() **






for(i=l; i<= tcount [vice] ; i++)
<
tcnt2[lv2]++;
Ievel2[lv2] [tcnt2[lv2]]=levell [vice] [i] ;





** Function fil_inv2() **









ilevel2[lv2] [icnt2[lv2]] = f;
/*****************************************************************
** Remove the inverter that now is part of a level 2 device. **
** If the inverter lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used inverter **







































** Function fil_pass2() **
** This function fills the passgate array for level2 elements. **







plevel2[lv2] [pcnt2[lv2]] = f;
/**************+******************************* ****+*** ***+*++ +44+
** Remove the passgate that now is part of a level 2 device. **
** If the passgate lists' head or tail pointer are to be **
** deleted change the head or tail. Delete the used passgate **








































** Function print_ptrans() **














for(i=l; i<= header_newp->length; i++)
{






fprintf (fo , "Source '/.d is: '/.s \n" , i, (node->source)) ;






** Function print_ntrans() **













for(i=l; i<= header_newn->length; i++)
{






fprintf (fo, "Source °/,d is: */,s \n" , i, (node->source)) ;







** Function print.invert () **
** To print the list of invertors. **








for(i=l; i<= head_invert->length; i++)
{
fprintf (f o , "The inverter gate '/ d is: °/,s \n" ,
i, (node_inv->gate))
;




fprintf (f o , "The inverter n-type drain °/,d is: c/,s \n" ,
i, (node_inv->drain_ntype) )












** Function print_pass() **
** To print the list of passgate. **








for(i=l; i<= head_passgate->length; i++)
{


























** Function print_statsl () **
** To print the list of the initial statisitics. **
print_statsl ()
{
fprintf (fo , "\nThe Scale in centrimicrons is %s ".scale);
fprintf (fo , "and °/,s is the technology used. \n\n" .technology) ;
fprintf (fo, "This circuit has a total of °/,d transistor°/,c .\n\n"
,
total.transistors, (total_transistors==l) ? ' ' 's');
fprintf (fo
,
"This circuit has °/,d invert er'/.c . \n"
,
total.invert, (total_invert==l) ? ' » : 's');




(total_passgates==l) ? ' ' 's');











** Function print_levell () **










fprintf (fo,"\n*********0ther Levell Devices********\n")
;
for(i=l; i<= numdevice; i++)
93
{
fprintf (fo, "\nThere are '/ d transistors in this levell device An" , tcount [i] ) ;
for(j=l; j<= tcount[i]; j++)
{
node = levell [i] [j] ;




fprintf (fo, "Source %d is: c/,s \n"
, j, (node->source)) ;






** Function print_stats2() **









"This circuit has °/,d level2 device°/ c . \n"
,
Iv2,(lv2= = l) ? ' ' : 's')
;
for(i=l ; i<= lv2 ; i++)
{
fprintf (fo , "\n Level2 device number °/cd has: \n" ,i);
fprintf (fo," °/,d transistor'/ec. " ,tcnt2[i]
,






(icnt2[i]==l) ? ' ' : 's');
fprintf(fo." and %d passgate°/.c . \n" ,pcnt2[i]
.




H. FUNCTION TO READ THE INPUT FILE
/*****************************************************************
** JOEL V. SWISHER Filler.
c
**
** This program fills the buffer with the next data from the **








/* (storage class) c is an integer stored in a register */
strcpy(buf f er ,
"









printf("end of the file encountered\n")
;









break; /* exits for loop */
}
if ( (' '< c && c<0175))
{ /* Is c a writeable char? */
buffer [len++] =c
;
/* Yes, fill buffer. */
}
if (IsWhite(c) && (buffer [0] != ' '))
/* If c is a blank, tab, or newline and buffer is not empty */
{
buffer [len] = ' \0
' ;
/* insert end of string marker */
done=TRUE;
}





I. FUNCTIONS TO CREATE DATA STRUCTURES
/**##***#********#*********#*#*****#************************#****#
** Function createO **













** Function createinvO **
** Creates the head and tail pointer node for the invertor **












** Function createpassO **















** Function NewNodeC) **







if(!(newnode = MALLOC (trans) )
)
{














newnode - >xloc =NULL





** Function NewInvertO **





if (! (newinvert = MALLOC (inv))
)
{





























** Function NewPassO **






if(!(newpass = MALLOC(pass) )
)
{


























** JOEL V. SWISHER Error.
c
**





printf ("Improper simulation file. This program will work when used\n");
printf ("inconjunction with a file created from the \"ext2sim\" command\n");







** JOEL V. SWISHER error2() **





printf ("Improper simulation file. This program will work when used\n");
printf ("inconjunction with a file created from the \"ext2sim\" command\n");





printf ("There is a problem in the file in that a transistor connected\n")
;
printf ("to Vdd is never connected to GRN . Please verify your circuit An")
fprintf (fo , "Improper simulation file. This program will work when used\n");
fprintf (fo , "inconjunction with a file created from the \"ext2sim\" command\n")
fprintf (fo , "which is part of the University of Co lfornia Berkley (UCB)\n");




fprintf(fo, "There is a problem in the file in that a transistor connected\n")
;






printf ("There are no levell devices. This is not possible if there \n")
;
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